

Commissioner for Patents  
Page 2

Serial No.: 10/717,460

### AMENDMENTS TO THE CLAIMS

This listing of the claims replaces all prior versions, and listings, of claims in the application:

### LISTING OF CLAIMS

1-35. (Cancelled)

36. (Currently Amended) A system for extracting design and layout information from a plurality of image-mosaics representative of a deconstructed integrated circuit, the system comprising facilities enabling parallel design analysis of the image-mosaics by a plurality of engineer analysts concurrently reverse engineering an integrated circuit (IC), the facilities including: annotation ownership tracking which assigns an ownership attribute that specifies an engineer analyst associated with the design analysis workstation at a time when the annotation object was created; unique annotation label generation which generates unique labels to ensure that each annotation label generated is unique across an IC analysis project; annotation locking which permits a creator of an annotation to prevent other engineer analysts from changing the annotation object; and; annotation merging which permits an engineer analyst to load an annotation object owned by another engineer analyst.

37. (Previously presented) The system as claimed in claim 36, wherein the system permits the plurality of image-mosaics to be annotated concurrently using a plurality of design analysis workstations.

38. (Previously presented) The system as claimed in claim 37, wherein each annotation object created using a design analysis workstation participating in parallel design analysis is provided an ownership attribute by the ownership tracking facility, the ownership attribute specifying an engineer analyst associated with the design analysis workstation at a time when the annotation object was created.

Commissioner for Patents  
Page 3

Serial No.: 10/717,460

39. (Previously presented) The system as claimed in claim 38, wherein the unique annotation label generation facility generates a unique identification string for each annotation objects created using the design analysis workstation.

40. (Previously presented) The system as claimed in claim 38, wherein the annotation merging facility merges annotation objects having different ownership attributes for display on one design analysis workstation.

41-78. (Cancelled)

79. (Previously presented) The system as claimed in claim 36 wherein the annotation locking facility permits a creator of an annotation object to lock the annotation object to prevent editing of the annotation object by others while the annotation object is locked, so that accidental modification of the annotation object is prevented.

80. (Currently Amended) The system as claimed in claim 36 wherein the system propagates signal information between components connected by wire and contact annotation objects, each wire and contact annotation object having a property with a signal key and the signal key represents a name of a signal that the associated wire or contact carries, and the facilities prevent propagation of signals by locked annotation objects created by a different another engineer analyst, and but the facilities flag signal conflicts even though the signals are not propagated.

81. (Currently Amended) A method of extracting design and layout information from a plurality of image-mosaics representative of a deconstructed integrated circuit, the method comprising enabling parallel design analysis of the image-mosaics by a plurality of engineer analysts concurrently reverse engineering an integrated circuit (IC) using multi-user extensions to provide facilities to synchronize work of multiple engineer-analysts working on an IC reverse-engineering project, the facilities enabling parallel design analysis of the

Commissioner for Patents  
Page 4

Serial No.: 10/717,460

image-mosaics by a plurality of engineer analysts concurrently reverse engineering an integrated circuit (IC), including: annotation ownership tracking which assigns an ownership attribute that specifies an engineer analyst associated with the design analysis workstation at a time when the annotation object was created; unique annotation label generation which generates unique labels to ensure that each annotation label generated is unique across an IC analysis project; annotation locking which permits a creator of an annotation to prevent other engineer analysts from changing the annotation object; and, annotation merging which permits an engineer analyst to load an annotation object owned by another engineer analyst.

82. (Cancelled).

83. (Previously presented) The method as claimed in claim 81, wherein annotation ownership tracking comprises providing ownership attributes for specifying an engineer analyst associated with a design analysis workstation at a time when the annotation object is created.

84. (Previously presented) The method as claimed in claim 83, wherein unique annotation label generation comprises generating a unique identification string for each annotation object.

85. (Previously presented) The method as claimed in claim 83, wherein annotation merging comprises merging annotation objects having different ownership attributes for display on one design analysis workstation.

86. (Previously presented) The method as claimed in claim 83 wherein annotation locking comprises preventing editing of annotation objects by permitting a creator of an annotation object to lock the annotation object to prevent editing of the annotation object by others while the annotation object is locked.

87. (Currently amended) The method as claimed in claim 86 further comprising providing facilities that propagate signal information between components

Commissioner for Patents  
Page 5

Serial No.: 10/717,460

connected by wire and contact annotation objects, each wire and contact annotation object having a property with a signal key that represents a name of a signal that the associated wire or contact carries, and that preventing propagation of signals by locked annotation objects created by a ~~different~~another engineer analysts, while flagging all signal conflicts even though the signals are not propagated.